

FIG. 1

Prior Art







FIG. 2








FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

Second Embodiment




FIG. 11




FIG. 12




FIG. 13

The diagram illustrates a PLL circuit with the following components and connections:

- Inputs:** ECLK, REF-CLK, and a control signal 43.
- 39 Input Buffer:** Receives ECLK and outputs to a logic block 40.
- 38 Multiplexer:** Has 8 data inputs (S1-S8) and 8 outputs (N1-N8). It is controlled by a 43 control signal and a 44 control signal.
- Flip-Flop Chain:** A chain of 12 D-type flip-flops (D1-D12). D1-D8 are connected to N1-N8, and D9-D12 are connected to N9-N12.
- Control Logic:** A 41 Phase Comp. and a 42 Delay Controller are connected to the outputs of the flip-flops and the 40 output buffer.
- Outputs:** ICLK1, ICLK2, ICLK3, and ECLK1.





FIG. 14



Refresh Command Generator




FIG. 16




FIG. 17A

Normal Refresh Operation




FIG. 17B

Refresh Operation (1)




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23





FIG. 24
 Fourth Embodiment





FIG. 25



Command is input at phase “a” side




FIG. 27

Command is input at phase "b" side




FIG. 28

Command is input at phases "a" and "b" at random




FIG. 29




FIG. 30




FIG. 31

The diagram illustrates a complex digital circuit, likely a clock distribution or timing control unit. Key components and their interconnections include:

- Input Stage:** An **ECLK** input is connected to a **39 Input Buffer**. The output of the buffer is connected to a **70 1/2 Divider**. The divider's output is split into two paths, labeled **a** and **b**.
- Control and Timing:** A **CKE** (Clock Enable) signal is connected to the **39 Input Buffer** and the **70 1/2 Divider**. A **41 Phase Comp.** (Phase Comparator) and a **42 Delay Controller** are connected to the **a** and **b** outputs of the divider. The **42 Delay Controller** is also connected to a **V_c** (Control Voltage) input.
- 38 Multiplexer:** A large **38 Multiplexer** is the central component. It has multiple inputs and outputs. Its inputs are connected to various registers and shift registers. Its outputs are connected to the **41 Phase Comp.**, the **42 Delay Controller**, and several other parts of the circuit.
- Registers and Shift Registers:** The circuit contains several registers and shift registers, including **D1** through **D8**, **D9** through **D12**, **SR1** through **SR8**, and **RD1(a)** and **RD1(b)**. These are connected to the **38 Multiplexer** and other components.
- Output Stage:** The circuit has several output signals: **ICLK1**, **ICLK2**, **ECLK-L**, **ECLK1-a**, **ECLK1-b**, and **ECLK1**. These are generated by inverters, buffers, and other logic elements connected to the internal circuitry.
- Other Components:** The circuit includes various logic gates (AND, OR, NOT), buffers, and delay blocks. Specific components are labeled with numbers like **37**, **71**, **72**, **74**, **N1** through **N10**, **N1**, **N2**, **N3**, **N4**, **N5**, **N6**, **N7**, **N8**, **N9**, **N10**, **SW11**, **SW12**, **SW13**, **SW14**, **SW15**, **SW16**, **SW17**, **SW18**, **SW19**, **SW20**, **SW21**, **SW22**, **SW23**, **SW24**, **SW25**, **SW26**, **SW27**, **SW28**, **SW29**, **SW30**, **SW31**, **SW32**, **SW33**, **SW34**, **SW35**, **SW36**, **SW37**, **SW38**, **SW39**, **SW40**, **SW41**, **SW42**, **SW43**, **SW44**, **SW45**, **SW46**, **SW47**, **SW48**, **SW49**, **SW50**, **SW51**, **SW52**, **SW53**, **SW54**, **SW55**, **SW56**, **SW57**, **SW58**, **SW59**, **SW60**, **SW61**, **SW62**, **SW63**, **SW64**, **SW65**, **SW66**, **SW67**, **SW68**, **SW69**, **SW70**, **SW71**, **SW72**, **SW73**, **SW74**, **SW75**, **SW76**, **SW77**, **SW78**, **SW79**, **SW80**, **SW81**, **SW82**, **SW83**, **SW84**, **SW85**, **SW86**, **SW87**, **SW88**, **SW89**, **SW90**, **SW91**, **SW92**, **SW93**, **SW94**, **SW95**, **SW96**, **SW97**, **SW98**, **SW99**, **SW100**.

FIG. 32




FIG. 33





FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39
 Fifth Embodiment




FIG. 40




FIG. 41




FIG. 42






FIG. 43



RD3 is neglected by Dis at internal operation cycles 2, 4, 6.

External Operation Cycle = 3ECLK

FIG. 44



RD3 is neglected by Dis at internal operation cycles 2, 4, 6.

FIG. 45




FIG. 46






FIG. 48




FIG. 49





FIG. 50






FIG. 52




FIG. 53

